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Abstract. Recently, the field of deep learning has received great at-
tention by the scientific community and it is used to provide improved
solutions to many computer vision problems. Convolutional neural net-
works (CNNs) have been successfully used to attack problems such as
object recognition, object detection, semantic segmentation, and scene
understanding. The rapid development of deep learning goes hand by
hand with the adaptation of GPUs for accelerating its processes, such as
network training and inference. Even though FPGA design exists long
before the use of GPUs for accelerating computations and despite the
fact that high-level synthesis (HLS) tools are getting more attractive, the
adaptation of FPGAs for deep learning research and application develop-
ment is poor due to the requirement of hardware design related expertise.
This work presents a workflow for deep learning mobile application ac-
celeration on small low-cost low-power FPGA devices using HLS tools.
This workflow eases the design of an improved version of the Squeeze-
Jet accelerator used for the speedup of mobile-friendly low-parameter
ImageNet class CNNs, such as the SqueezeNet v1.1 and the ZynqNet.
Additionally, the workflow includes the development of an HLS-driven
analytical model which is used for performance estimation of the accel-
erator. This model can be also used to direct the design process and lead
to future design improvements and optimizations.
Keywords: FPGA Accelerator, High-level Synthesis, Mobile Embedded
Systems, CNN, Deep Learning Application
1 Introduction
HLS tools [11] provide a higher level of abstraction in digital design and increased
productivity when compared to more traditional design methods, such as the
hardware description languages (HDLs). This increased productivity comes at
the cost of limited design flexibility, compared to HDLs, plus a steep learning
curve [1, 12]. In addition, the successful HLS design of an accelerator does not
imply successful deployment and integration in the case where the accelerator is
part of a larger FPGA system-on-chip (SoC) design. The development becomes
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even more complicated if the designer has to call the accelerator inside an op-
erating system (OS), which runs on the CPU part of the FPGA SoC, because
this communication requires the development of a low-level kernel driver [2]. To
override these problems and make HLS-driven design more attractive, Xilinx
introduced the SDSoC tool [8]. With SDSoC, the user marks for FPGA acceler-
ation functions of the input C/C++ application code which are compiled to be
run on the CPU side of the FPGA SoC. Given that the marked for acceleration
functions are written in an HLS-compatible way, SDSoC will: (1) use Vivado
HLS to produce HDL code for them, (2) use Vivado to implement the accelera-
tor and generate the FPGA bitstream, (3) build the software bare-metal or OS
application and the related drivers, and (4) generate sd-card contents which can
be used to run the application on a target FPGA SoC board.
In order to develop mobile deep learning applications on an FPGA SoC, we
accelerate mobile-friendly ImageNet class CNNs [5,9], which are characterized by
small model size and, relatively, limited computational requirements. The char-
acteristics of these CNNs translate in limited requirements in terms of BRAM
and DSP FPGA resources; meaning that small, low-power, and low-cost FPGA
SoC devices, such as the xc7z020clg484-1 FPGA SoC device, can be used.
Porting mobile-friendly CNNs onto small FPGA SoCs using SDSoC is not
a straightforward procedure. Our contribution includes a workflow where: (1)
CNNs are first described in a higher-than-C/C++-level language such as Mat-
lab, (2) CNNs’ feature-maps and parameters are quantized at 8-bit dynamic
fixed-point format using Ristretto [4], (3) the quantized CNNs are implemented
in C/C++, (4) the computational intensive functions of the C/C++ description
are re-written in a HLS-compatible way in order to be accelerated, and, finally,
(5) the SDSoC tool is used for developing an application and deploying it to a
specific FPGA SoC board. In this work, we also improve and extent the design of
the SqueezeJet [10] accelerator and use it to accelerate both SqueezeNet v1.11 [6]
and ZynqNet [2] CNNs achieving 13.34 fps for the execution of the SqueezeNet
v1.1 and 11.54 fps for the ZynqNet on the xc7z020clg484-1 FPGA SoC device.
Finally, we show how the HLS performance estimation information can be used
to develop an analytical model of an accelerator design. The results of the an-
alytical model of our accelerator are the closest to the real accelerator latency
measurements performed on the FPGA SoC device when compared with the
performance estimation and the C/RTL Co-Simulation functionalities of Vivado
HLS.
The rest of the paper is organized as follows: Section 2 presents related work.
Our software-defined workflow is described in Section 3. Section 4 presents the
SqueezeJet-2 accelerator design as an improved version of SqueezeJet. The de-
velopment of our analytical model is presented in Section 5. Section 6 shows: (1)
results related to the performance of our analytical model in terms of accuracy,
and (2) results related to the performance of our accelerator in terms of latency
and resources utilization. Finally, Section 7 concludes the paper and proposes
future work.
1 https://github.com/DeepScale/SqueezeNet/tree/master/SqueezeNet v1.1
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2 Related work
In this section we refer to works that could be used to develop mobile deep learn-
ing applications with FPGA SoCs. Mobile computer vision applications (auto-
motive, drones, etc.) often pose real-time performance constraints translating in
minimal latency or a batch size equal to one.
ZynqNet describes a CNN architecture and an HLS design for the acceleration
of this network. This approach shows that for achieving the desirable results, the
problem must be transformed to aim the processing on the selected platform.
ZynqNet derived from SqueezeNet by replacing the combination of convolutional
and maxpool layers with a convolutional layer having increased stride [13]. This
transformation simplifies the accelerator design; by implementing a convolutional
layer and a global pooling layer, the ZynqNet accelerator can process the whole
CNN except the last softmax layer. Convolutional layer acceleration is achieved
by calculating multiple output feature-map channels in parallel using processing
elements (PEs) which fully unroll the calculation of a 3× 3 kernel.
In Angel-Eye [3], a design flow for mapping CNNs onto embedded FPGA de-
vices is proposed. This design flow includes a dynamic fixed-point quantization
strategy, a software controlled hardware architecture with 3× 3 convolution ker-
nel support, and a run-time workflow which allows a single frame to be processed
by multiple CNNs. Since real-time processing is of main concern, Angel-Eye uses
a batch size of one in order to minimize latency.
In [15] a latency-driven design method is presented as an extension of the
fpgaConvNet modeling framework [14]. This work models CNNs using the syn-
chronous dataflow (SDF) model of computation. CNNs are interpreted as di-
rected acyclic graphs (DAGs) whose nodes are mapped to hardware building
blocks which are interconnected to form the final SDF graph. The SDF model
of computation allows the generation of static schedules of execution and the
calculation of the amount of buffer memory between the interconnected hard-
ware building blocks. The SDF graph is partitioned along its depth and a single
flexible reference architecture is generated which enables the execution of all the
subgraphs. In contrast to Angle-Eye, this reference architecture is tailored to a
specific CNN and it is optimized in terms of latency. Their framework produces
synthesizable Vivado HLS code for the resulting architecture.
We follow a similar approach to ZynqNet by developing an accelerator which
targets CNNs optimized for embedded mobile applications; the architecture of
these CNNs can be easily adapted to run on FPGA SoCs. For this purpose,
we improve the design of the SqueezeJet convolutional layer accelerator and
we also add to it support for performing the maxpool operation. Similarly to
Angel-Eye, we use Ristretto for 8-bit dynamic fixed point data quantization.
Our accelerator is software controlled and it is using parallel operating PEs that
execute concurrently 1 × 1 kernel convolutions which calculate multiple output
feature map channels. Thus, it can support arbitrary convolution kernel sizes
without limiting the utilization of the accelerator computing resources, which
are valuable in embedded mobile FPGA SoC devices. We also use a batch size
of one to minimize the latency and achieve real-time performance. Finally, we
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don’t use a mathematically-driven design methodology as it is the case with
fpgaConvNet, but we derive an analytical model for the performance estimation
of our accelerator, which can be used for design improvements by means of
design-space exploration.
3 Software-Defined Workflow
This workflow could be generalized and applied for the FPGA acceleration of
any algorithm if a quantization framework existed which could handle a broad
range of algorithms.
We used Ristretto [4], a deep learning quantization framework implemented
as a Caffe [7] extension. Ristretto decreases the bit width of the feature-maps
and parameters in every CNN layer and performs a CNN forward pass to get
the accuracy; it keeps reducing the bit width up to a network accuracy threshold
set by the user. We quantize both the SqueezeNet v1.1 and the ZynqNet CNNs
down to 8 bits in both feature-maps and parameters using dynamic fixed-point
arithmetic. The top-1 accuracy drop is 2.76% and 1.44% for the SqueezeNet v1.1
and the ZynqNet networks respectively.
We adapted and extended a SqueezeNet Matlab project2 to support the
forward pass of SqueezeNet v1.1 and ZynqNet in floating-point and dynamic
fixed-point modes. Matcaffe, a Caffe Matlab interface, is used to generate the
network parameters and inter-layer network data in order to compare the Caffe
results against those of the Matlab implementation. The results from Ristretto
are used in the Matlab implementation to generate the parameters for a dynamic
fixed-point network model; we developed a Matlab script that can be used to
save the generated network parameters to binary files.
Furthermore, we developed a C/C++ project which implements and tests
the forward pass of the floating-point and fixed-point versions of the CNNs by
using the binary files generated in the aforementioned Matlab project.
In the next step, the computationally intensive CNN layer functions, the
convolutional and the maxpool, are re-written in an HLS-compatible way.
Finally, the whole C/C++ project is imported in SDSoC for testing and
implementation.
4 Accelerator Design
4.1 SqueezeJet-2
SqueezeJet-2 is an improved re-design and extension of the SqueezeJet acceler-
ator [10]; its improvements follow.
Support for stride values larger than 1: The ZynqNet CNN uses convolutional
layers with a stride equal to 2.
Single accelerator design: SqueezeJet used two accelerators; one for the first
SqueezeNet v1.1 layer and another one for the rest of the layers. Our current
2 https://github.com/mtmd/SqueezeNet MATLAB
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implementation uses a single accelerator for all the CNNs layers. To overcome the
first layer’s small input channel issue, we use a software solution that reshapes the
input and the parameters of the first layer in order to increase the computation
utilization of our accelerator. For example, the first layer of SqueezeNet v1.1 is
reshaped from (227 × 227 × 3, 3, 2, 0, 64) to (113 × 113 × 32, 1, 0, 64) zero-
padding the new input feature-map where it is required; the meaning of the
notation (113× 113× 32, 1, 0, 64) is (from left to right) the input feature-map
size, kernel size, stride, padding, and number of output channels.
Use of double buffering technique: In this way, the communication latency
of reading the input feature-map data is hidden behind the computation of the
convolution operation.
Support for the maxpool operation: We re-arranged the SqueezeNet v1.1 lay-
ers to bring the maxpool layers before the merge layers. The idea is to make it
possible for our accelerator to perform the calculations for both the convolutional
and the maxpool layers without the need of sending data back to main mem-
ory. In the case where only the convolution operation is required, the maxpool
operation is bypassed.
Use of the LUTs to increase the number of the implementable multiply-
accumulate (MAC) units: Although the xc7z020clg484-1 FPGA SoC device in-
cludes 220 DSP blocks, we managed to implement 256 MAC units (16 PEs with
each of them consisting of 16 MAC units) by making use of the resources related
HLS pragma; we implemented half the MAC units using DSP blocks and the
other half using LUTs. Unfortunately, the HLS synthesis tool is unable to map
multiple 8-bit multiplications on a single DSP block.
Support for dynamic fixed-point arithmetic.
4.2 Cache organization and Operation
Below, we provide details related to the SqueezeJet-2 cache organization and
operation regarding the convolution operation; the description of the caches
used for the implementation of the convolution operation follows.
weights[PAR FACT][Q CHOxKxKxCHI MAX]: Consists of a group of PAR FACT
caches of size Q CHOxKxKxCHI MAX. These caches result from the partitioning of
the weights array with a factor of PAR FACT. This is done in order to have
simultaneous access to these caches. Each of these caches is used by one of the
PAR FACT PEs, which is responsible to calculate Q CHO output channels of a spe-
cific output pixel3. Because the weight and bias parameters will be reused in
the calculation of every output-feature-map pixel, we store all the CNN param-
eters in the on-chip BRAMs. In case where this is not possible, we partition the
parameters in the output-channel dimension and we calculate specific output-
feature-map channels in every accelerator function invocation; in the end we
merge the partial results in the output-channel dimension to get the final result.
3In this work, “pixel” is used to describe the set of all the channels that can be
addressed with some specific spatial coordinates. This notion extents in the case of a
feature-map line or a line-buffer line.
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Even though this method is simple, it has the disadvantage of re-reading the
input-feature map pixels in every accelerator function invocation; we use this
method because the number of times where this case takes place is limited.
bias[PAR FACT][Q CHO MAX]: This cache group holds the CNN layer’s bias
values and its use is similar to the one of the weights cache group.
linebuf[K MAX][WIxCHI MAX]: This is a single cache of size K MAX by
WIxCHI MAX. It is described in this way because when the kernel’s height by
width size is larger than 1 × 1, some feature-map lines will be reused as the
line-buffer array “slides down” the input-feature-map.
linebuf idx[K MAX]: This is an array used as a “pointer” that determines
the order of the line-buffer lines as they “slide down” the input-feature-map.
This is done to avoid having an array of pointers-to-line-buffers because the
HLS tool used cannot handle passing to functions pointer-to-pointer-to-arrays
arguments. Also, using a specific pointer-to-pointer in multiple functions, causes
the HLS tool to inline all functions that use this specific pointer-to-pointer [2]. In
our implementation, linebuf and linebuf idx are passed as function arguments
and the linebuf[ linebuf idx[ ] ][ ] notation is used to access the desirable
line-buffer line. “Shifting” the linebuf[][] down the input-feature-map is done
by changing (rotating) the contents of the linebuf idx array [10].
linebuf win0[KxKxCHI MAX], linebuf win1[KxKxCHI MAX]: These are two
caches which “slide horizontally” on the linebuf cache. We use two line-buffer
windows instead of one in order to implement double buffering, which is used
for overlapping communication with computation; the process of reading new
input-feature-map data from the main memory while executing the convolution
operation. Because the latency of reading input-feature-map values is hidden
by the parameter initialization and the output-feature-map calculation, the re-
reading of the input-feature-map data in the case where the parameters won’t
fit the device’s BRAMs does not affect the performance of the accelerator; the
re-reading introduces additional cost only in terms of power consumption.
out pix0[CHO MAX], out pix1[CHO MAX]: These are two caches which hold
an output-pixel result. We use two of them as part of the double buffering im-
plementation.
Below, listing 1.1 shows the top level C/C++ HLS description of the con-
volution operation; pre-calculation of often-used terms, cache initialization, and
HLS pragmas are omitted.
Listing 1.1: Top-level HLS description of the convolution operation
1 // For each output row
2 L_H_OUT : for ( uint8_t ho = 0; ho != h_out; ho++ ) {
3 // Shift line -buffer ‘‘down’’ in the input -feature -map.
4 // Fill the ‘‘last’’ line -buffer line with KxCHI values (K 3D pixels ).
5 shift_linebuf( fmap_in , &iidx , linebuf , linebuf_idx , WIxCHI , KxCHI , kernel ,
6 stride , ho, h_out , PADxCHI );
7 uint16_t lb_pixel_pt = KxCHI; // last line -buffer pixel ‘‘pointer ’’
8 // Line -buffer window initialization
9 init_linebuf_win( linebuf , linebuf_idx , linebuf_win0 , KxCHI , KxKxCHI , 0 );
10 // line -buffer pixel ‘‘pointers ’’ for line -buffer windows
11 uint16_t pixel_iwp0 = ( SxCHI << 1 );
12 uint16_t pixel_iwp1 = SxCHI;
13 // For each output pixel (in each output row)
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14 L_W_OUT : for ( uint8_t wo = 0; wo != w_out; wo++ ) {
15 if ( wo%2 == 0 ) {
16 // Calc pixel
17 pixel_calc( linebuf_win0 , _weights , _bias , KxKxCHI ,
18 Q_CHOxKxKxCHI , Q_CHO , out_pix0 , ei, eo, ep );
19 // Update line -buffer line and line -buffer window
20 update_linebuf_win( fmap_in , &iidx , linebuf , kernel ,
21 SxCHI , WIxCHI , &lb_pixel_pt , linebuf_idx , linebuf_win1 ,
22 KxCHI , KxKxCHI , &pixel_iwp1 , PADxCHI , ho, h_out , stride );
23 // Write back to off-chip memory
24 write_back( fmap_out , &oidx , ch_out , out_pix1 , wo, use_relu );
25 }
26 else {
27 // Calc pixel
28 pixel_calc( linebuf_win1 , _weights , _bias , KxKxCHI ,
29 Q_CHOxKxKxCHI , Q_CHO , out_pix1 , ei, eo, ep );
30 // Update line -buffer line and line -buffer window
31 update_linebuf_win( fmap_in , &iidx , linebuf , kernel ,
32 SxCHI , WIxCHI , &lb_pixel_pt , linebuf_idx , linebuf_win0 ,
33 KxCHI , KxKxCHI , &pixel_iwp0 , PADxCHI , ho, h_out , stride );
34 // Write back to off-chip memory
35 write_back( fmap_out , &oidx , ch_out , out_pix0 , wo, use_relu );
36 }
37 }
38 // Write back to off-chip memory leftover pixel
39 if ( w_out%2 == 0 )
40 write_back( fmap_out , &oidx , ch_out , out_pix1 , 1, use_relu );
41 else
42 write_back( fmap_out , &oidx , ch_out , out_pix0 , 1, use_relu );
43 }
The shift linebuf() function “shifts” the line-buffer cache down the in-
put feature map using a stride step. Then, using init linebuf win(), the
first line-buffer window is initialized with line-buffer data. Two line-buffer win-
dow “pointers” are initialized with line-buffer addresses (indices) that will
be used to fill the line-buffer windows with new data. The pixel calc(),
update linebuf win(), and the write back() functions are executed concur-
rently taking advantage of the double buffering technique. The pixel calc()
function calculates one output-feature-map pixel using one of the two line-buffer
windows, the update linebuf win() function updates with new input-feature-
map data the line-buffer cache and updates the data in the one of the two
line-buffer windows (the one that is not used in the specific pixel calc() func-
tion call), and the write back() function writes back to the main memory the
resulted output-feature-map pixel calculated in the previous L W OUT loop itera-
tion. In this way, the calculation of a new output-feature-map pixel is overlapped
with the data update of one of the line-buffer windows and the write back of the
output-feature-map data calculated in the previous L W OUT loop iteration.
In our implementation, the SqueezeJet-2 accelerator exchanges data with
the ARM CPU of the xc7z020clg484-1 FPGA SoC device using AXI buses.
Specifically the interfaces used are: AXI General Purpose (GP) interface for
simple arguments, such as input-feature-map size, kernel size, stride, etc., AXI
Accelerator Coherency Port (ACP) for input/output-feature-maps which require
to be cache coherent since they are used in CNN layers running in the ARM
system, such as the merge layer, and AXI High Performance (HP) Port for
weight/bias CNN parameters which don’t require cache coherency. In the case of
the AXI ACP and HP ports, simple DMAs are used for efficient data movement.
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5 HLS-driven Analytical model
We derive our analytical model of performance estimation using HLS information
such as pipeline depths, and function/loop call overheads.
The convolution operation’s performance can be formulated by describing
analytically the cost, in terms of cycle count, of the precalc terms() func-
tion, the init caches() function, and the L H OUT loop which contains the
shift linebuf() function, the init linebuf win() function, and the L W OUT
loop. The L W OUT loop contains three functions with the dominating one being
the pixel calc() function.
The pixel calc() function consists of the calc ch out() and write pix()
functions operating in dataflow; dataflow is a function-level pipeline operation
mode. Function calc ch out() calculates one output-future-map pixel by as-
signing the computation to PAR FACT parallel-working PEs, each of them calcu-
lating Q CHOxKxKxCHI = CHOxKxKxCHI/PAR FACT MAC operations, CHI NUM op-
erations at each cycle. The analytical description of the performance, in terms
of cycle count, of the calc ch out() function is given by the following equation:
CCOCC=CCO DSP LUTCC=
(CHO·K·K·CHI)/(PARFACT ·CHINUM )
+PIPE CCO DSP LUTFILL+CCO DSP LUTOV ER
(1)
where CHO·K·K·CHI is the total number of MACs required to calcu-
late one output pixel (it is also the number of weight parameters; it
is equal to output-channels by kernel-height by kernel-width by input-
channels), PIPE CCO DSP LUTFILL is the pipeline fill overhead of the
calc ch out dsp lut() function’s loop; the calc ch out dsp lut() function
call, which represents the calculation done by a PE, is called by the
calc ch out() function, and CCO DSP LUTOV ER is the overhead introduced with
reading the arguments passed by a calling function. This overhead can be sig-
nificant in the case where the function is called inside multiple nested loops as
it is the case of the convolution operation. In general, for a pipelined loop the
performance equation’s form is:
LOOPCC=(TRIPCOUNT ·INITIATION INTERVAL)+ITERATION LATENCY (2)
The accelerator is designed in such a way that forces the INITIATION INTERVAL
to be equal to 1 for all the pipelined loops. The ITERATION LATENCY can be
translated as the pipeline depth of the specific loop.
Using the above example as a guideline, we calculate the total performance
of the SqueezeJet-2 accelerator.
6 Experiments and Results
Figure 1 presents results related to the analytical model of the SqueezeJet-2 dy-
namic fixed-point (SqJ-2-dfp) accelerator. L TRACE represents the latency mea-
surements of the accelerator layers using the hardware tracing feature of SDSoC
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Fig. 1: (A) Latency of the accelerator measured with 3 methods and modeled
analytically, and (B) the % absolute latency error of the L COSIM, L PERFEST,
and the L MODEL methods, against the L TRACE method
when the network runs on the FPGA, L COSIM represents the latency measure-
ments of the accelerator layers using the C/RTL Co-Simulation feature of the
SDSoC, L PERFEST represents the worst case latency estimation of the accelera-
tor layers using Vivado HLS synthesis; we explicitly set the min/max tripcounts
for the loops of every layer, and L MODEL represents the latency estimation of
the accelerator layers using the analytical model. From figure 1 we conclude the
following: (1) our analytical model is the closest to the L TRACE results, (2) the
L PERFEST method is the most optimistic and shows up to 46.1 % error against
the L TRACE results; the L COSIM presents the next max error which is 33.4 %,
and finally our analytical model has a max error of 8.3 %, and (3) the average %
error of the analytical model of the SqJ-2-dfp accelerator is bellow 5% ( 4.45%).
Table 1 (A) shows the resources usage of the SqJ-2-dfp, the SqueezeJet-2
floating point (SqJ-2-flp), and the ZynqNet [2] floating-point (ZqN-flp) design
implementations. Table 1 (B) shows the SqJ-2-dfp, the SqJ-2-flp, and the ZqN-
flp accelerators’ performance in terms of latency using SqueezeNet v1.1 and
ZynqNet as test cases. Table 1 (A) shows that, with the exception of the BRAMs,
the SqJ-2-flp accelerator uses almost half the resources used by the ZqN-flp
accelerator and table 1 (B) shows that the SqJ-2-flp accelerator is ten times
faster than ZqN-flp when executing the ZynqNet CNN. Finally, table 1 (B)
shows that the SqN-2-dfp accelerator achieves 13.34 fps for the execution of the
SqueezeNet v1.1 and 11.54 fps for ZynqNet on the xc7z020clg484-1 FPGA SoC
device.
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Table 1: (A) Resources usage of the SqJ-2-dfp, SqJ-2-flp, and the ZqN-flp ac-
celerators; the numbers in parentheses show the % device resource utilization,
and (B) total CNN latency (ms) for the SqJ-2-dfp, SqJ-2-flp, and the ZqN-flp
accelerators running at 100MHz; the ZynqNet ZqN-flp result (*) produced using
HLS C/RTL Co-Simulation
(A) Resources Usage
SqJ-2-dfp
xc7z020
SqJ-2-flp
xc7z045
ZqN-flp
xc7z045
LUT 36.2k (68%) 63k (29%) 154k (70%)
LUTRAM 3.1k (18%) 8.8k (13%) ?
FF 24.9 (24%) 75.6k (17%) 137k (31%)
BRAM 96.5 (69%) 324.5 (60%) 498 (91%)
DSP 172 (78%) 268 (30%) 739 (82%)
(B) Total CNN latency (ms)
SqueezeNet v1.1 74.91 - -
ZynqNet 86.62 *186.8 1955
7 Conclusion and Future Work
In this work we have demonstrated a workflow which eases the mapping of
mobile-friendly CNNs onto low-cost low-power small FPGA SoC devices. We
presented an improved version of the SqueezeJet accelerator which achieves 13.34
fps for the execution of the SqueezeNet v1.1 and 11.54 fps for the ZynqNet on
the xc7z020clg484-1FPGA SoC device. Using HLS performance estimation infor-
mation, we formed an analytical performance estimation model which provides
improved performance estimation when compared with the HLS build-in per-
formance estimation and C/RTL Co-Simulation functionalities. Finally, we used
C/RTL Co-Simulation and a floating-point version of our accelerator to estimate
its performance for the execution of the floating-point version of ZynqNet. The
results show that our accelerator is 10 times faster and, with the exception of
the BRAMs, uses almost half the FPGA resources when compared against the
ZqN-flp accelerator. Future work could use our analytical model for performing
design space exploration and optimizing the design of our accelerator.
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